UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/823,529	04/13/2004	Bo Jin	CD03021	. 4879
	7590 06/01/2007 K & OWENS LLP		EXAMINER  LAM, DAVID	
162 NORTH W	OLFE ROAD			
SUNNYVALE	, CA 94086		ART UNIT	PAPER NUMBER
	·	·	2827	
			MAIL DATE	DELIVERY MODE
			06/01/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)					
	10/823,529	JIN ET AL.					
Office Action Summary	Examiner	Art Unit					
	David Lam	2827					
The MAILING DATE of this communication apperiod for Reply	opears on the cover sheet w	ith the correspondence address					
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a re  - If NO period for reply is specified above, the maximum statutory perio  - Failure to reply within the set or extended period for reply will, by statu.  - Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).		reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).					
Status		·					
1) Responsive to communication(s) filed on	·						
2a) This action is <b>FINAL</b> . 2b) ⊠ Th	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.						
3) Since this application is in condition for allow	) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) Claim(s) 1-3,5-7 and 21-23 is/are pending in	the application.						
4a) Of the above claim(s) is/are withdr	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.	Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1,2,5 and 21-23</u> is/are rejected.							
	Claim(s) <u>6-7</u> is/are objected to.						
8) Claim(s) are subject to restriction and	or election requirement.						
Application Papers							
9)☐ The specification is objected to by the Examin	ner.						
10) The drawing(s) filed on is/are: a) □ ac	10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the	- ·						
Replacement drawing sheet(s) including the corre							
11) The oath or declaration is objected to by the l	exammer. Note the attache	d Office Action of John P10-132.					
Priority under 35 U.S.C. § 119	•						
<ul> <li>12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of:</li> <li>1.☐ Certified copies of the priority docume</li> </ul>		§ 119(a)-(d) or (f).					
2. Certified copies of the priority docume	•						
<ol> <li>Copies of the certified copies of the pr application from the International Bure</li> </ol>		n received in this National Stage					
* See the attached detailed Office action for a li		t received.					
Attachment(s)							
1) Notice of References Cited (PTO-892)		Summary (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		(s)/Mail Date Informal Patent Application (PTO-152)					
<ol> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date</li> </ol>	6) Other:						

#### **DETAILED ACTION**

## Request For Continued Examination Under 37 CFR 1.114

- 1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 5/7/07 has been entered.
  - Claims 4 and 8-20 have been cancelled.
  - Claims 1-3, 5-7 and 21-23 are pending in the application.

# Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claim 5 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 5 recites the limitation "the dielectric layer" in lines 3-4. There is insufficient antecedent basis for this limitation in the claim.

Art Unit: 2827

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 1-3, 5, 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hashimoto et al. (5,780,910) in view of Armacost et al. (6,750,113).

Regarding to claims 1-3, Hashimoto et al. disclose a memory cell comprising: a first node (A) for storing a first potential; a second node (B) node for storing a second potential; transistor gates formed a gate layer (8 or 11); a capacitor (C) having plates coupled between the first node and second node (See at least Fig. 4), a portion of one plate (16, 19, 41, 42, 61 or 62) of the capacitor comprising a first interconnect wiring pattern (16 and 19; 41 and 42, or 61 and 62 utilized as wiring lines or L1, L2), that includes a plurality of conductive layers (16, 19; 41, 42, or 61, 62); a first inverter (Qp1, Qd1) having an input coupled to the first node and an output

Application/Control Number: 10/823,529

Art Unit: 2827

coupled to the second node; a second inverter (Qp2, Qd2) having an input coupled to second node and an output coupled to the first node; the first node stores a true data value and the second node stores a complementary data value; a first access transistor (Qt1) coupled to the first node; and a second access transistor (Qt2) coupled to the second node. See at least Figs. 3-4, 34, 36, 61, for example of Col. 11, lines 24-64, Cols. 20-21, lines 1-67, 1-23, respectively, Cols. 28-29, lines 61-67, 1-67, respectively, and the related disclosure.

Regarding to claims 5 as understood by Examiner, Hashimoto et al. disclose wherein the first conductive interconnect wiring pattern includes a plurality of separate portions (see at least Fig. 3, 12, 14, 16, 19), each portion including bottom conductive layer (16, 41 or 61), a dielectric layer (18) formed over the bottom conductive layer, and a top conductive layer (19, 42, 62) formed over the dielectric layer, the bottom conductive layer forming at least a portion of the first plate of the capacitor, the bottom conductive layer, dielectric layer, and top conductive layer having same pattern. See at least Figs. 3-4, 34, 36, 61, for example of Col. 11, lines 24-64, Cols. 20-21, lines 1-67, 1-23, respectively, Cols. 28-29, lines 61-67, 1-67, respectively, and the related disclosure.

Regarding to claims 21-22, Hashimoto et al. further disclose wherein the gate layer (8 or 11) is not physical contact with a drain of any transistor of the memory cell; the first interconnect wiring pattern includes a first portion of the first conductive wiring comprising a bottom conductive layer (16, 41 or 61) formed below a dielectric layer (18) that isolates the bottom conductive layer from a top conductive layer (19, 42 or 62), the bottom conductive layer

electrically connecting drains of a first and second transistor of the memory cell. See at least Fig. 4, for example of Col. 11, lines 24-64, and the related disclosure.

Page 5

Hashimoto et al. disclose all the elements as noted above.

Hashimoto et al. fail to specify wherein the plurality of conductive layer commonly etched into the same pattern with substantially aligned edges.

Armacost et al. disclose capacitor comprising plurality of conductive layer commonly etched into the same pattern with substantially aligned edges. See at least Figs. 1-2, for exampled of Cols. 1-2, lines 66-67, 1-51, respectively, and the related disclosure.

It would have been obvious to one having ordingnary skill in art at the time of the invention to modify by provide capacitor that comprising plurality of conductive layer commonly etched into the same pattern with substantially aligned edges of Hashimoto as taught by Armacost et al. in order to prevent early wear out and potential breakdown.

4. Claim 23 rejected under 35 U.S.C. 103(a) as being unpatentable over Hashimoto et al. (5,780,910) in view of Nagai (6,104,053).

Hashimoto et al. disclose a memory cell comprising: a first node (A) for storing a first potential; a second node (B) node for storing a second potential; a capacitor (C) having first plate coupled to the first data node, a second plate coupled to the second data note (Fig. 4); a plurality of wiring portion (see at least Fig. 3, 12, 14, 16, 19), each comprising commonly patterned first conductive layer (19 or 42 or 61) and dielectric layer (18), a first wiring portion forming the first

plate and a second wiring portion forming the second plate (16 or 41 or 62), the dielectric forming the capacitor dielectric. See at least Figs. 3-4, 34, 36, 61, for example of Col. 11, lines 24-64, Cols. 20-21, lines 1-67, 1-23, respectively, Cols. 28-29, lines 61-67, 1-67, respectively, and the related disclosure.

Nagai discloses a semiconductor memory device comprising a first plate (electrode 11) of the capacitors; a second plate (electrode 20) of the capacitors; a third plate (electrode 40) separated from the first and second plates by a capacitor dielectric (42). See at least Fig. 1, 34, for example of Cols. 11, lines 1-47 and the related disclosure.

Hashimoto et al. fail to specify a third plate separated from the first and second plates by a capacitor dielectric. It would have been obvious to one having ordinary skill in the art at the time of the invention the provide a third plate separated from the first and second plates by a capacitor dielectric of Hashimoto capacitor as taught by Nagai in order to form a constant capacitance, highly reliable capacitors.

### Allowable Subject Matter

5. Claims 6-7 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior art of record fails to teach all the elements as applied to claim 5 and further comprising the limitation of claim 6.

Art Unit: 2827

### Conclusion

6. The prior made of record cited on Form PTO-892 is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Lam whose telephone number is 571-272-1782. The examiner can normally be reached on 6:00 – 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone numbers for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

D. Lam

DAVID LAM
PRIMARY EXAMINER

May 20, 2007